

1 Bit D/A Converter

Description

The CXD2552Q is 1 bit type D/A converter developed for digital audio products; compact disc player and others.

Features

- PLM pulse converter
- 3rd order noise shaper
- Direct digital sync
- Master clock 1024Fs
- 2 channel built in

Absolute Maximum Ratings

- Supply voltage V_{DD} -0.5 to +6.5 V
- Input voltage V_I -0.3 to $V_{DD}+0.3$ V
- Allowable power dissipation


P_D	500	mW ($T_a=60^\circ\text{C}$)
-------	-----	-------------------------------
- Storage temperature

T_{stg}	-55 to +150	$^\circ\text{C}$
-----------	-------------	------------------

Recommended Operating Conditions

- Supply voltage V_{DD} 4.75 to 5.25 V
- Operating temperature T_{opr} -10 to 60 $^\circ\text{C}$
- OSC frequency f_x 32.0 to 49.7 MHz
- Supply voltage difference

$V_{DD}-V_{DD2}$, $V_{DD}-DV_{DD}$, $V_{DD}-XV_{DD}$	$\pm 0.1\text{V}$
$V_{SS}-V_{SS2}$, $V_{SS}-DV_{SS}$, $V_{SS}-XV_{SS}$	$\pm 0.1\text{V}$




Structure

Silicon gate CMOS IC

Applications

Compact disc player, digital amplifier, BS tuner

Block Diagram and Pin Configuration



Pin Description

Pin No.	Symbol	I/O	Description
1	V _{DD2}	—	Analog power supply
2	V _{SS}	—	Analog GND
3	R (-)	O	Rch PLM output (Opposite phase)
4	V _{DD}	—	Analog power supply
5	V _{SS2}	—	Analog GND
6	V _{SUB}	—	Sub straight. Connect to GND.
7	LRCKO	O	LRCK output
8	DM2	I	Dither polarity
9	DM1	I	Dither designation
10	POL	I	PLM output polarity "L" : Positive phase "H" : Opposite phase
11	DV _{DD}	—	Digital power supply
12	TEST3	I	Test pin. Fixed at "L" level in normal operation mode.
13	MUTE	I	Turns interpolator output into 0 data. Effective at "H".
14	LRCKI	I	LRCK input
15	DRI	I	Rch data input
16	DLI	I	Lch data input
17	BCKI	I	BCK input
18	TEST1	I	Test pin. Fixed at "L" level in normal operation mode.
19	TEST2	I	Test pin. Fixed at "L" level in normal operation mode.
20	SYNC	I	Sync control pin
21	INIT	I	Resynchronized by rising edge of this signal
22	128Fs	O	128Fs output
23	V _{SUB}	—	Sub straight. Connect to GND.
24	512Fs	O	512Fs output
25	DINIT	O	Delay INIT signal output
26	INAF	O	When I/O sync is missed "H" is output.
27	DV _{SS}	—	Digital GND
28	V _{SUB}	—	Sub straight. Connect to GND.
29	V _{SS2}	—	Analog GND
30	V _{DD}	—	Analog power supply
31	L (-)	O	Lch PLM output (Opposite phase)
32	V _{SS}	—	Analog GND
33	V _{DD2}	—	Analog power supply
34	V _{SS}	—	Analog GND
35	L (+)	O	Lch PLM output (Positive phase)
36	V _{DD}	—	Analog power supply
37	V _{SUB}	—	Sub straight. Connect to GND.

Pin No.	Symbol	I/O	Description
38	XVss	—	Clock GND
39	XIN	I	Crystal oscillation input pin (1024Fs)
40	XOUT	O	Crystal oscillation output pin
41	XVDD	—	Clock power supply
42	VDD	—	Analog power supply
43	R (+)	O	Rch PLM output (Positive phase)
44	VSS	—	Analog GND

Electrical Characteristics


DC Characteristics (VDD=VDD2=DVDD=XVDD=5.0V ± 5%, VSS=VSS2=DVSS=XVSS=0V, Topr=-10 to 60°C)

Item	Symbol	Condition	Min.	Typ.	Max.	Unit
"H" input voltage	V _{IH}	—	0.76V _{DD}			V
"L" input voltage	V _{IL}	—			0.24V _{DD}	V
Input leak current	I _{II}	—			± 5.0	μA
"H" output voltage (DINIT, INAF)	V _{OH}	I _o =-1mA	V _{DD} -0.5			V
"L" output voltage (DINIT, INAF)	V _{OL}	I _o =1mA			0.4	V
"H" output voltage (512Fs, LRCKO)	V _{OH}	I _o =-0.4mA	V _{DD} -0.5			V
"L" output voltage(512Fs, LRCKO)	V _{OL}	I _o =0.4mA			0.4	V
"H" output voltage (128Fs)	V _{OH}	I _o =-0.3mA	V _{DD} -0.5			V
"L" output voltage (128Fs)	V _{OL}	I _o =0.3mA			0.4	V
"H" output voltage (R+, R-, L+, L-)	V _{OH}	I _o =-15mA	V _{DD} -0.5			V
"L" output voltage (R+, R-, L+, L-)	V _{OL}	I _o =15mA			0.5	V
"H" output voltage (XOUT)	V _{OH}	I _o =-2.0mA	V _{DD} -0.5			V
"L" output voltage (XOUT)	V _{OL}	I _o =2.0mA			0.4	V
Current consumption	I _{DD}	—		55	80	mA


AC Characteristics (VDD=VDD2=DVDD=XVDD=5.0V ± 5%, VSS=VSS2=DVSS=XVSS=0V, Topr=-10 to 60°C)

Item	Symbol	Condition	Min.	Typ.	Max.	Unit
BCKI pulse width	t _w		38			nsec
DATAL, R set up time	t _{suD}		18			nsec
DATAL, R hold time	t _{hDd}		18			nsec
LRCKI set up time	t _{suLr}		18			nsec
LRCKI hold time	t _{hLr}		18			nsec
PLM output rise/fall time	t _r , t _f	CL=300pF		10		nsec

• Input



• Output



Analog Characteristics ($V_{DD}=V_{DD2}=DV_{DD}=XV_{DD}=5.0V$, $V_{SS}=V_{SS2}=DV_{SS}=XV_{SS}=0V$, $T_a=25^\circ C$)

Item	Symbol	Condition	Min.	Typ.	Max.	Unit
Total harmonic distortion	THD	1kHz, 0dB data ($F_s=44.1kHz$)			0.0030	%
S/N ratio	S/N	1kHz, 0dB/ $-\infty$ dB data ($F_s=44.1kHz$) (A filter used)	96			dB

Electrical Characteristics Testing Method

The testing of total harmonic distortion and S/N ratio is shown in Fig. 1. and 2.




Fig. 1.




Fig. 2.

Description of Function

I/O Synchronizing Circuit

1) Theory of operation


A window featuring 8 internal clocks (256Fs) is set. The sync circuit observes whether the rising edge (LRCK_F) of the LRCK input has entered the window or not.

When power supply is turned on, should LRCK_F be out of the window, the sync circuit stops the internal processing in timing with the center of the window. The processing is started synchronously with the appearance of the next LRCK_F. Synchronization between the exterior system and this LSI is established through this operation.


2) Resynchronization by means of INIT

Even when LRCK_F is inside the window but located close to one of the two edges of the window, synchronization may be upset by the mingling of external noise. To this effect, it is necessary to apply resync without fail after power supply is turned on. Resync operation is executed from the rising edge of INIT and timed after 4 periods of Fs rate LRCK. The sync circuit is initialized and LRCK_F is located at the center of the window.

Moreover, when synchronization falls out of the window, INAF output turns to "H" level.




Input Timing (8fs rate)



Package Outline Unit : mm

44pin GFP (Plastic) 1.1g



SONY NAME	QFP-44P-L122
EIAJ NAME	*QFP044-P-1414-AX
JEDEC CODE	_____